spo600:instruction_set_architecture
Differences
This shows you the differences between two versions of the page.
| Next revision | Previous revision | ||
| spo600:instruction_set_architecture [2024/01/12 21:13] – created chris | spo600:instruction_set_architecture [2024/05/08 07:39] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| - | ===== Instruction Set Architecture | + | ====== Instruction Set Architecture |
| The Instruction Set Architecture of a processor is the set of [[Instruction|instructions]] which that processor can execute, the [[Addressing Mode|addressing modes]] available, and the [[Instruction Encoding|encoding]] of those instructions as [[Machine Language|machine code]]. | The Instruction Set Architecture of a processor is the set of [[Instruction|instructions]] which that processor can execute, the [[Addressing Mode|addressing modes]] available, and the [[Instruction Encoding|encoding]] of those instructions as [[Machine Language|machine code]]. | ||
spo600/instruction_set_architecture.1705094005.txt.gz · Last modified: 2024/04/16 18:10 (external edit)